Parametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
نویسندگان
چکیده
The demands for electronic packages with lower profile, lighter weight, and higher input/ output (I/O) density have led to rapid expansion in flip chip, chip scale package (CSP) and wafer level packaging (WLP) technologies. The urgent demand high I/O density and good reliability characteristics have led to the evolution of ultra high-density non-solder interconnection, such as wire interconnect technology (WIT). New technology, which uses copper posts to replace the solder bumps as interconnections, has improved reliability. Moreover, this type of wafer level package produces higher I/O density, as well as ultra fine pitch. This research focuses on the reliability analysis, material selection and structural design of WIT packaging. This research employs finite element method (FEM) to analyze the physical behavior of packaging structures under thermal cycling conditions to compare the reliability characteristics of conventional wafer level and WIT packages. Parametric studies of specific parameters will be performed, and the plastic and temperature-dependent material properties will be applied to all models. @DOI: 10.1115/1.1481368#
منابع مشابه
Advances in Wafer Level Packaging (WLP)
Wafer level packages (WLPs) with various design configurations are rapidly gaining tremendous applications throughout semiconductor industry due to small-form factor, low-cost, and high performance. Because of the innovative production processes utilized in WLP manufacturing and the accompanying rise in the price of gold, the traditional wire bonding packages are no longer as attractive as they...
متن کاملMicromachined Flexible Interconnect for Wafer Level Packaging
Wafer Level Packaging (WLP) of microelectronic circuitry, in which critical package elements are formed on the silicon wafer prior to dicing, has several advantages over conventional packaging techniques, such as one-step testability of multiple chips on a silicon wafer prior to dicing, and the possibility of high input-output (I/O) density. One of the critical elements of WLP is the interconne...
متن کاملAssembly Using X-WireTM Insulated Bonding Wire Technology
As the semiconductor industry continues to move towards higher pin count, finer pitch, multi-row and multistack devices, wire bonding becomes an increasing challenge for today’s advanced packaging processes. Insulated bonding wire technology, known as X-WireTM, has been identified on the 2006 ITRS Roadmap for Semiconductors [1], as a viable, cost-effective solution to enable complex package des...
متن کاملThe Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging
. Graduate Assistant, Ph.D candidate 2 . Corresponding Author, Professor, Dept. of Power Mechanical Engineering, National Tsing Hua University Abstract The flip chip packaging structure design and the fabrication process parameters will influence the packaging reliability and the performance of chip heat dissipation. The reliability of a flip chip package depends on the packaging structure desi...
متن کاملChip-packaging interaction: a critical concern for Cu/low k packaging
Chip-packaging interaction is becoming a critical reliability issue for Cu/low k chips during package assembly. With the traditional TEOS interlevel dielectric being replaced by much weaker low k dielectrics, packaging induced interfacial delamination in low k interconnects has been widely observed, raising serious reliability concerns for Cu/low k chips. In a flip-chip package, the thermal def...
متن کامل